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Two-dimensional materials and their prospects in
transistor electronics
F. Schwierz,* J. Pezoldt and R. Granzner
During the past decade, two-dimensional materials have attracted incredible interest from the electronic
device community. The ﬁrst two-dimensional material studied in detail was graphene and, since 2007, it
has intensively been explored as a material for electronic devices, in particular, transistors. While graphene
transistors are still on the agenda, researchers have extended their work to two-dimensional materials
beyond graphene and the number of two-dimensional materials under examination has literally exploded
recently. Meanwhile several hundreds of diﬀerent two-dimensional materials are known, a substantial part
of them is considered useful for transistors, and experimental transistors with channels of diﬀerent two-
dimensional materials have been demonstrated. In spite of the rapid progress in the ﬁeld, the prospects of
two-dimensional transistors still remain vague and optimistic opinions face rather reserved assessments.
The intention of the present paper is to shed more light on the merits and drawbacks of two-dimensional
materials for transistor electronics and to add a few more facets to the ongoing discussion on the pro-
spects of two-dimensional transistors. To this end, we compose a wish list of properties for a good tran-
sistor channel material and examine to what extent the two-dimensional materials fulﬁll the criteria of the
list. The state-of-the-art two-dimensional transistors are reviewed and a balanced view of both the pros
and cons of these devices is provided.
1. Introduction
The FET (field-eﬀect transistor) is the backbone of today’s
semiconductor electronics. It represents the basic building
block of the systems of modern information and communi-
cation technology and progress in this important field criti-
cally depends on rapid improvements of FET performance. An
eﬃcient option to achieve this goal is the introduction of novel
channel materials into FET technology. In this regard, 2D
(two-dimensional) materials have attracted considerable atten-
tion from the transistor community. The rise of 2D materials
began in 2004 with the successful preparation of graphene
samples.1,2 Particularly the observed high carrier mobilities
raised expectations that graphene could be the perfect channel
material for FETs and will become the successor of conven-
tional semiconductors. After the enthusiastic early days of gra-
phene transistor research it became clear, however, that
graphene would not be able to fulfill these high expectations
since it does not possess a bandgap which is mandatorily
needed for proper FET operation.3
Just when the interest of the transistor community in gra-
phene began to subside,4,5 a paper on the fabrication of
single-layer MoS2 FETs
6 gave new momentum to the research
on 2D materials. Over a surprisingly short period of time,
entire classes of new 2D materials have been discovered. A
steadily increasing number of groups worldwide are now
working intensively on 2D FETs, chipmakers pay attention to
the progress in the field, and since 2011 the ITRS (Inter-
national Technology Roadmap for Semiconductors), the stra-
tegic planning document of the semiconductor industry, has
mentioned 2D materials beyond graphene as candidates for
future electronics.7 Nevertheless, the prospects of the 2D
materials in electronics are controversially debated. While part
of the community is very optimistic, another fraction believes
that 2D transistors are of academic interest only and are useful
for niche applications at best.
The strong interest of the community in 2D transistors is
manifested in the remarkable number of recent review papers
on this topic, each with a specific focus and flavor. Particular
mention should be made of the thorough overviews on 2D
materials by Butler et al.8 and on 2D transistors by Lemme
et al.9 and of the survey on the status of TMD (transition metal
dichalcogenide) as a prominent group of 2D materials beyond
graphene.10 The reader will also appreciate the excellent dis-
cussions on 2D transistors for digital logic by Fiori et al.11 and
for flexible electronics by Akinwande et al.12
The present paper focuses on the properties and physics of
2D materials and 2D FETs and is organized as follows. Section
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2 reviews important trends in semiconductor electronics and
introduces the figures of merit we later use to assess the per-
formance of transistors. Section 3 presents an overview of the
diﬀerent classes of 2D materials. In section 4 we compose a
wish list of properties desirable for FET channel materials and
examine to what extent the 2D materials meet the requirements
of our list. To keep the discussion manageable, neither the
entries of the wish list nor the set of transistor figures of merit
are intended to be exhaustive. Instead, we limit the discussion
to a selected set of material parameters as entries for the wish
list and a few key transistor figures of merit. Section 5 provides
a discussion of the current status, prospects, and problems of
2D transistors, and finally section 6 concludes the paper.
2. More Moore and More Than
Moore – trends in semiconductor
electronics
2.1 More Moore trends
The overall semiconductor chip market has an annual volume
of about $300 billion and can, as shown in Fig. 1, broadly be
divided into the two main domains More Moore and More Than
Moore.
More Moore encompasses digital ICs (integrated circuits)
such as microprocessors and memories and covers around
70% of the overall chip market. Interestingly, today’s digital
ICs are based on one single semiconducting material, Si, one
single transistor type, the Si MOSFET, and one single circuit
technique, Si CMOS (complementary MOS) employing both
n-channel (electrons constitute the transistor’s output current)
and p-channel MOSFETs (holes carry the current). For
decades, chipmakers have introduced CMOS ICs with an expo-
nentially increasing number of individual MOSFETs and, sim-
ultaneously, an exponentially decreasing price per transistor,
to the market. Key to this evolution is the continuous shrink-
ing of the MOSFET size, for short scaling. As shown in Fig. 2,
since 2014, processors containing five billion MOSFETs with
gate lengths around 20 nm have been commercially available
and the introduction of a 10-billion processor has been
announced for 2015.13 This trend of continuous device
miniaturization and increasing circuit complexity is called
Moore’s Law.14
It is important to recognize that, to follow Moore’s Law,
increasing circuit complexity by scaling alone is not suﬃcient.
Instead, the electrical performance of the scaled MOSFETs
must be improved as well. In particular, transistor switching
speed should increase exponentially and the energy needed for
a single switching event should decrease exponentially. Only if
these “triple dividends of MOSFET scaling”15 – smaller, faster,
more power-eﬃcient – can be achieved in concert, Moore’s
Law will survive.
In the recent past it has become more and more diﬃcult to
achieve the required performance improvements when scaling
the Si MOSFET. A material property closely related to transistor
performance is the carrier mobility, and a high mobility is
always beneficial for transistor speed and power eﬃciency.
Since Si, the backbone of today’s More Moore circuits, oﬀers
only moderate mobilities, rigorous eﬀorts are made to
implement alternative high-mobility MOSFET channel
materials into Si CMOS. A first step was the introduction of
strain into the Si MOSFET channels leading to enhanced
mobilities. Meanwhile, strained Si is widely used in CMOS pro-
duction16 and research on high-mobility III–V and Ge channels
for future MOSFET generations is aggressively pushed
forward.15,17
Beyond the horizon of the current ITRS edition, when gate
lengths below 5 nm will be required, MOSFETs with high-
mobility (and thus light carrier eﬀective mass) channels will
encounter a fundamental problem. At this stage of scaling, the
distance between the MOSFET’s source and drain regions
Fig. 1 The More Moore and More Than Moore domains of semiconduc-
tor electronics, together with important trends and the semiconductors
used in these domains. Note that the year 2028 indicates the end of the
time horizon of the 2013 ITRS edition.7
Fig. 2 Evolution of the MOSFET gate length and the number of transis-
tors integrated on a single microprocessor chip. The numbers above the
gate length curve indicate the processor supply voltage VDD. Note the
continuous decrease of VDD in the past and the required continuation of
this trend in the future. The ITRS targets refer to MOSFETs for high-per-
formance logic as speciﬁed in the 2013 ITRS edition.7
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becomes so short that quantum-mechanical source–drain tun-
neling impedes proper FET operation. It may turn out that for
sub-5 nm MOSFETs heavy eﬀective mass materials with lower
mobilities will become preferable since a heavy carrier
eﬀective mass suppresses source–drain tunneling.18,19
2.2 More Than Moore trends
More Than Moore is not primarily focused on increasing circuit
complexity but rather on enhancing the functionality of ICs
and electronic systems by combining digital electronics with
components such as analog/RF (radio frequency) and high-
voltage circuitry, sensors, actuators, etc. In the More Than
Moore domain, traditionally the material basis has been much
broader compared to More Moore and, apart from Si, a variety
of alternative semiconductors is used to complement Si.
More Than Moore covers a wide and heterogeneous field,
see Fig. 1. Here we focus solely on RF electronics where at
present, in addition to Si, the compound semiconductors
based on GaAs, InP, and GaN are very popular. It should be
noted that in RF electronics only n-channel FETs are used
since in most materials electrons are faster than holes. A
major trend in RF electronics is the striving for higher transis-
tor operating frequencies and for extending transistor oper-
ation into the THz range. The evolution of the frequency
performance of RF FETs in terms of the characteristic frequen-
cies fT (cutoﬀ frequency) and fmax (maximum frequency of
oscillation) is shown in Fig. 3.
As can be seen, the current record fmax of RF FETs is slightly
above 1 THz, which means that FETs capable of THz amplifica-
tion with reasonable power gain are still missing. On the other
hand, the frequency range around and above 1 THz is attrac-
tive for applications in a variety of fields, such as security,
medicine, and ultra-high-speed communications, to name just
a few.40,41 Therefore, RF device engineers are looking for
alternative FET channel materials oﬀering improved mobility
and closely follow the research on 2D materials.
2.3 Transistor figures of merit
A FET consists of a channel region connecting two reservoirs
of mobile charges called source and drain. The third electrode
(gate) is separated from the channel by a thin barrier. The
applied gate–source voltage VGS controls the conductivity of
the channel and the applied drain–source voltage VDS drives a
drain current ID through the transistor. Fig. 4 shows a generic
FET, together with the structures of Si MOSFETs, III–V HEMTs,
and 2D MOSFETs. FETs are devices with the ability (i) to
switch and (ii) to amplify signals and provide gain. For digital
electronics, i.e., More Moore, switching is relevant while ampli-
fying signals is important for RF applications.
In digital logic, the FET is supposed to switch between on
and oﬀ. In the on-state, see Fig. 4(a), the channel has a low
resistance and a large on-current Ion can flow through it. As
per definition, Ion is the transistor current for the bias con-
dition VGS = VDS = VDD. In the oﬀ-state, see Fig. 4(b), on the
other hand, the FET should block the current, the channel
resistance should be high, and only a very small oﬀ-current Ioﬀ
is allowed to flow. The oﬀ-current is defined as the current
flowing under the condition VGS = 0 and VDS = VDD. The gate
voltage at which the transistor is just at the verge of switching
on is the threshold voltage VTh. The transfer characteristics of
a MOSFET shown in Fig. 5 indicate that in the subthreshold
region (VGS < VTh) the drain current depends exponentially on
VGS, followed by a transition region around VTh and finally by
the superthreshold region where the drain current is essen-
tially linearly dependent on VGS. As we have shown in Fig. 2,
the supply voltage VDD of logic circuits has been decreased
continuously over the years and a further reduction is required
for the future. This means that logic transistors must switch
from oﬀ to on within a very limited range of VGS.
A further FOM (figure of merit) related to switching is the
on–oﬀ ratio Ion/Ioﬀ. For FETs to be used in digital logic, on–oﬀ
ratios in the range of ≈104–5 × 107 are required.7 As a basic
rule, Ioﬀ should be as low as possible and both Ion and the on–
oﬀ ratio should be as high as possible. A low Ioﬀ is needed for
a low static power consumption of logic circuits while a high
Ion is relevant for a high transistor switching speed.
When operated as an amplifier, on the other hand, the FET
does not necessarily need to switch oﬀ. Instead, in most RF
amplifier configurations the FET is permanently operated in
the on-state and small signals applied to its input, i.e., the
gate, appear amplified at the output. The extent to which the
input signal is amplified is called gain. The small-signal
current gain, for example, is defined as the RF output current
of the transistor divided by the RF input current. Gains are fre-
quency dependent and decrease with increasing frequency.
Two important FOMs of RF transistors are the characteristic
frequencies fT and fmax. The cutoﬀ frequency fT is the fre-
quency at which the small-signal current gain h21 of the tran-
sistor has dropped to unity (i.e., 0 dB) and the maximum
frequency of oscillation fmax is the frequency where the uni-
lateral power gain U becomes unity. It should be noted that for
most RF applications, power gain and fmax are more important
Fig. 3 Evolution of the cutoﬀ frequency fT and maximum frequency of
oscillation fmax of RF FETs. Shown are the record fT and fmax values
reported at a certain time. MESFET: metal-semiconductor FET; HEMT:
high electron mobility transistor; pHEMT: pseudomorphic HEMT;
mHEMT: metamorphic HEMT. Data are taken from ref. 20–39.
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than current gain and fT. Moreover, as a rule of thumb, the
operating frequency should be lower than 20% of the used
transistors’ fmax to guarantee suﬃcient power gain. Fig. 6
shows the small-signal current and power gains of an RF FET
as a function of frequency, together with fT and fmax.
Commonly the voltage gain of RF FETs is not discussed
explicitly since, if both current and power gain are reported,
this data pair contains information on the voltage gain.
Because FETs with gapless channels, e.g. graphene MOSFETs,
suﬀer from poor power gain, an inspection of the voltage gain
is advisable, however. The frequency-dependent voltage gain
AV is defined as
AV ¼ z21=z11 ð1Þ
where z21 and z11 are ac impedance parameters. At low fre-
quencies, AV approaches the so-called intrinsic gain Gint
given as
Gint ¼ gm=gd ð2Þ
where gm is the transconductance (i.e., the slope of the transfer
characteristics, see Fig. 5, at the dc operating point) and gd is
the drain conductance (i.e., the slope of the ID–VDS output
characteristics). A transistor with low intrinsic gain, e.g.,
caused by a large drain conductance, will always suﬀer from a
low power gain.
All semiconductor devices generate fluctuations of voltage
and current called noise. Noise is always undesirable and
particularly critical for the amplification of small RF signals.
Fig. 4 Basic FET structures. Generic structure of a FET (a) in the on-state and (b) in the oﬀ-state. (c) Conventional Si n-channel MOSFET. (d) HEMT.
(e) 2D MOSFET. (f ) Back-gate 2D MOSFET frequently used for proof-of-concept purposes. Note that HEMTs and 2D MOSFETs do not possess pn
junctions as present in conventional Si MOSFETs shown in (c) but rather resemble the junctionless MOSFET which is intensively investigated at
present.42
Fig. 5 Transfer characteristics of an n-channel FET showing the drain
current ID as a function of the gate-source voltage VGS together with the
on and oﬀ operating points for CMOS logic. Note that the scale of the
left current axis is logarithmic and that of the right current axis is linear.
Fig. 6 Small-signal current gain h21 and unilateral power gain U of a RF
FET as a function of frequency, after ref. 43 and 44. The characteristic
frequencies fT and fmax are obtained by extrapolating the measured h21
and U with the characteristic slope of −20 dB per dec.
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A measure for the noise generated in a transistor is the noise
figure NF, usually given in units of dB and defined as
NF dB½  ¼ 10 log PSi=PNi
PSo=PNo
ð3Þ
where PSi and PSo are the signal powers at the input and
output, and PNi and PNo are the noise powers at the input and
output, respectively. Under optimum matching and bias con-
ditions, the noise figure reaches a minimum called minimum
noise figure NFmin. It is the relevant FOM to characterize the
noise performance of RF transistors. For a good RF FET the
characteristic frequencies fT and fmax should be high and the
minimum noise figure NFmin should be low.
3. Overview of 2D materials
Inspired by the successful preparation of graphene, research-
ers have intensively examined options to obtain stable 2D
materials beyond graphene. These eﬀorts include real-world
experiments where 2D materials have been prepared and ana-
lyzed, as well as computational experiments where the thermo-
dynamic stability and the band structure of existing and
hypothetical 2D materials have been computed. For the latter,
particularly the Atlas of 2D Materials reporting the properties
of more than 140 diﬀerent 2D materials45 is worth
mentioning.
Recent experimental and theoretical eﬀorts have shown
that a variety of 2D materials beyond graphene does or should
exist and that their electronic properties span the full range
from metallic to insulating. Of particular interest for FET
channels are the semiconducting and, to a lesser extent, the
gapless semi-metallic 2D materials. Fig. 7 shows schematically
the relevant parts of the band structure of diﬀerent classes of
these 2D materials.
3.1 X-enes
Single-layer materials consisting of atoms of one single
element arranged in a hexagonal lattice are designated as
X-enes. So far, graphene as well as its Si-, Ge-, and P-based
counterparts silicene,46 germanene,47 and phosphorene48 have
been experimentally realized, and the band structure of
stanene, the X-ene based on tin (Sn), has been calculated.49
Compared to graphene, much less is known on the other
X-enes. As of the end of 2014, the Web of Science database
listed almost 91 000 entries under the search term graphene
compared to 654 entries for silicene, 133 for germanene, 81
for phosphorene, and 8 for stanene.50 As shown in Fig. 7, gra-
phene, silicene, germanene, and stanene are gapless and have
cone-shaped conduction and valence bands. The cones are fre-
quently called Dirac cones and, correspondingly, graphene,
silicene, germanene, and stanene are designated as Dirac
materials. Phosphorene, on the other hand, is a semiconduc-
tor with a sizeable gap.
3.2 X-anes
The crystallographic structure of the X-anes is closely related
to that of the X-enes. They also possess a hexagonal lattice of
carbon (graphane), silicon (silicane), germanium (germanane),
or tin (stanane) atoms. However, their lattice atoms are
additionally out of plane bonded to hydrogen atoms – this is
frequently called hydrogenated. Graphane was predicted to
exist in 200751 and was produced experimentally shortly after-
wards.52 Recently, germanane could also be realized experi-
mentally.53 Most relevant for electronic applications is the fact
that graphane, silicane, and germanane possess sizeable
bandgaps.
3.3 Fluoro-X-enes
The structure of these materials is very similar to that of the
X-anes. Here, the lattice atoms are bonded out of plane to F
(fluorine) atoms. Fluorographene has already been produced
experimentally and shown to have a wide gap of around, poss-
ibly even exceeding, 3 eV.54,55 Theory has confirmed these
results for fluorographene and predicted a gap around 1 eV for
fluorosilicene while fluorogermanene seems to be gapless.45
3.4 TMDs
The TMDs constitute a group of materials consisting of a tran-
sition metal M (elements of groups 4, 5, and 6 of the periodic
table of elements) and a chalcogen Q, i.e., sulfur (S), selenium
(Se), or tellurium (Te). These M and Q elements form co-
valently bonded 2D layers of the MQ2 type (e.g., MoS2) with a
hexagonal lattice. Single-layer TMDs consist of three atomic
layers where a layer of M atoms is sandwiched between two
layers of Q atoms. For example, single-layer MoS2 is composed
of one layer of molybdenum atoms and two layers of sulfur
atoms. Today, more than 40 diﬀerent types of TMDs are
known.10 While many of them are metallic, those containing
Mo and W (i.e., MoS2, WSe2, etc.) as well as several of the Hf-,
Pd-, Pt-, and Zr-based TMDs are semiconductors with band-
gaps of the order of 1–2 eV.10,45 It should be noted that TMDs
occur in diﬀerent polytypes 1T, 1T’, 2H, and 3R, where T
means trigonal, T’ distorted trigonal, H hexagonal, and R
rhombohedral, and 1, 2, or 3 indicates the number of TMD
layers in the unit cell,56,57 which have diﬀerent properties. For
Fig. 7 Schematic band structure of 2D materials relevant for transistors.
BLG: bilayer graphene; GNR: graphene nanoribbon; TMD: transition
metal dichalcogenide; SMC: semimetal chalcogenide.
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example, the common 2H polytypes of the Mo- and W-based
TMDs are semiconducting while their metastable counterparts
of the 1T type are metallic.58
3.5 SMCs
SMCs consist of a semimetal M (Ga or In) and a chalcogen
(S or Se). In contrast to the TMDs, they are expected to occur in
M2X2 stoichiometry in a four-layer X–M–M–X configuration
and to be semiconducting.45
3.6 MX-enes
There is a material class called the MAX phase family compris-
ing more than 60 individual ternary layered materials.59 These
materials have a hexagonal lattice and the composition
Mn+1AXn where M is an early transition metal, A is a group 13
or 14 element, X is either carbon or nitrogen, and n is an
integer equal to 1, 2, or 3. The bonds between the M and X
atoms are much stronger than the M–A bonds so that the A
atoms can easily be removed, e.g., by an acid treatment. By a
subsequent sonication, single Mn+1Xn layers, the so-called MX-
enes, can be obtained. As the first MX-ene, Ti3C2 has been suc-
cessfully prepared from the MAX material Ti3AlC2,
60 soon fol-
lowed by the experimental verification of five further MX-
enes,61 and the existence of even more MX-enes has been pre-
dicted. Furthermore, F2, (OH)2, and O2 groups can be attached
to the pure MX-enes of the M2X configuration, resulting in the
formation of the modified MX-enes M2XF2, M2X(OH)2, and
MXO2.
62 Several modified MX-enes have been predicted to be
semiconductors with sizeable bandgaps.62
3.7 Further 2D materials
By first-principles calculations, the phonon properties and
band structures of entire classes of 2D IV–IV and III–V com-
pounds and of many other 2D materials have been investi-
gated. It has been shown that a large body of these 2D
materials with both hexagonal and tetragonal lattice structures
should be stable and show bandgaps between 0.2 and
5 eV.45,63,64 Although it is uncertain whether all these 2D
materials can be synthesized, at least part of them may
become available for experiments in the future.
3.8 Production of 2D materials
To fabricate 2D transistors, first the 2D starting material must
be produced, preferably in the form of large-area sheets with
uniform thickness and high crystallographic quality. Layered
van der Waals materials, where the stacked layers are bound
by weak van der Waals forces, can be exfoliated. Mechanical
exfoliation is widely used to produce graphene,1 TMDs,6 and
phosphorene48 layers. While this approach is simple and does
not require expensive equipment, it is time consuming and
provides flakes of limited size only. Liquid exfoliation as a
second exfoliation method delivers 2D flakes dispersed in a
liquid.65 This method is very eﬀective, but the dispersed flakes
are small, which makes transistor and circuit processing
challenging.
As an alternative, wafer-scale 2D materials can be grown on
substrates. Epitaxial graphene on SiC has successfully been
formed and used for transistor processing.66 Graphene can
also be grown by CVD (chemical vapor deposition) on metals
and subsequently be transferred to insulating substrates such
as oxidized Si wafers.67 Furthermore, diﬀerent TMDs such as
MoS2, WS2, and WSe2 have been grown by CVD directly on oxi-
dized Si wafers.68,69 Finally, silicene has been grown on metals
and transferred to SiO2/Si substrates for device processing.
70
4. Properties of 2D materials relevant
for transistors
4.1 The ideal material for a FET channel – a wish list†
To assess the potential of novel materials for FET channels it
is not suﬃcient to consider only one single material property
such as the carrier mobility. Instead, a set of properties should
be examined to get a realistic impression on the suitability of
the new material for transistors. Therefore, in the following we
compose a (certainly not complete) wish list for the material
properties of a FET channel, particularly for use in digital logic
and RF FETs, and examine the extent to which the 2D
materials meet our wishes. In the discussion it should always
be kept in mind that research on most of the 2D materials has
just begun and is in an embryonic stage compared to the con-
ventional 3D bulk semiconductors such as Si, Ge, and the III–
V compounds. This leads to the situation that, while our wish
list itself is well established and relies on the experiences of
decades of transistor research, the available data for the rele-
vant properties of the 2D materials are rather fragmentary.
4.1.1 Wish list entry #1: bandgap. The bandgap is a key
property of semiconductors. It decisively aﬀects their applica-
bility to electronic devices and the existence of a gap is essen-
tial for proper FET operation. As discussed in section 2.3, FETs
for digital logic need a high on–oﬀ ratio. While the on-current
of a FET is not directly related to the bandgap EG, the oﬀ-
current strongly depends on EG according to
Ioff / exp EGmkBT ð4Þ
where m is a factor of 2 (ref. 72) or larger (depending on the
specific FET design), kB is the Boltzmann constant, and T is
the temperature. Thus, the on–oﬀ ratio follows
Ion
Ioff
/ exp EG
mkBT
ð5Þ
Estimations suggest that at room temperature a gap of the
order of 400 meV is needed to achieve a suﬃciently good
switch-oﬀ and the required on–oﬀ ratios.72–74
Since RF FETs can permanently be operated in the on-state
and do not need to switch oﬀ, one might conclude that here a
gap is not needed. Unfortunately, the situation is more
†The idea for the title of this section originates from ref. 71.
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complex. It has been discussed in detail that to achieve a high
power gain and high fmax, the FET needs to show a suﬃciently
good saturation of the drain current and for that, in turn, a
gap is needed.3 Current gain and fT, on the other hand, are
less aﬀected by a missing or weak current saturation. Thus,
transistors with gapless channels can provide high current
gain and fT but suﬀer from poor power gain and fmax. It is not
exactly known how wide the gap of the channel of a good RF
FET should be. Most likely, the requirements are less stringent
than for logic FETs. The fastest and least noisy RF FETs are
InP HEMTs32 and GaAs mHEMTs75,76 having InxGa1−xAs chan-
nels with high In contents x ranging from 0.7 (EG ≈ 0.65 eV) to
1 (i.e., InAs, EG = 0.35 eV). Experiments with InSb channel
HEMTs (EG InSb = 0.17 eV), on the other hand, revealed that
these transistors, despite being fast, show lower fT and fmax com-
pared to InP HEMTs and GaAs mHEMTs with a similar gate
length.77,78 This suggests that the 0.17 eV gap of InSb might
already be too narrow for ultra-high-performance RF FETs.
4.1.2 Entry #2: carrier transport and eﬀective mass. Logic
and RF FETs should be fast, i.e., they should react quickly on
variations of their input signals, and show a large on-state
current. For this, fast carriers are needed. Measures for the
speed of carrier transport are the mobility µ, the peak velocity
vpeak, and the saturation velocity vsat. When a low electric field
E acts on a carrier, its drift velocity v is given by v = µ × E. The
mobility is inversely proportional to the carrier eﬀective mass
meﬀ and a light meﬀ is a precondition for a high µ. Under high-
field conditions, the carrier velocity no longer follows the field
linearly. The high-field velocity for holes shows a soft satur-
ation and approaches vsat at high fields. For electrons, the situ-
ation is more diverse. In some semiconductors (e.g., GaAs), the
electron velocity shows a pronounced peak (vpeak) at a certain
field, then decreases at higher fields, and eventually
approaches the saturation velocity. In other semiconductors,
e.g., Si, soft saturation without a velocity peak occurs. Fig. 8
shows exemplarily the v–E (velocity–electric field) character-
istics for electrons and holes in Si and GaAs. The channel
material of a fast FET should show a high mobility (and thus a
light meﬀ ), preferably combined with a high vpeak and/or vsat.
For logic FETs, a high mobility and a high saturation velo-
city are always desirable. It should be mentioned, however,
that Si MOSFETs show surprisingly good switching character-
istics in spite of the rather moderate µ (200–500 cm2 V−1 s−1)
and vsat (10
7 cm s−1). The InxGa1−xAs channels of the best RF
FETs, i.e., InP HEMTs and GaAs mHEMTs, show mobilities of
10 000–15 000 cm2 V−1 s−1 and peak velocities of 3–4 × 107 cm
s−1, and alternative channel materials that are to compete with
InxGa1−xAs for high-performance RF FETs should show at least
similar transport characteristics, combined with an appropri-
ate bandgap. Reasonably good RF performance, however, can
be achieved already with lower mobility channels, e.g., Si chan-
nels of RF Si MOSFETs, provided the contact resistance (see
entry #4) is low and the scale length (entry #5) is short.
4.1.3 Entry #3: heat transport. If a voltage is applied to a
FET and a current is flowing through its channel, electrical
energy is converted into heat and this heat must be removed
to avoid unacceptable self-heating. To accomplish an eﬀective
heat removal, the channel material should show a high
thermal conductivity κ.
The thermal conductivity of the channel material, however,
does not tell the whole story of heat transport, in particular if
the transistor is located on a substrate diﬀerent from the
channel material. 2D FETs, such as graphene or TMD FETs
(see Fig. 4e showing a MoS2 MOSFET), are frequently
realized on the surface of oxidized Si wafers. Here, the heat
generated in the channel first has to cross the channel–SiO2
interface acting as a thermal boundary resistance RTB, move
through the SiO2 layer, and then cross the SiO2–substrate inter-
face forming a second RTB before it can spread across the Si
substrate.79 To limit self-heating, the thermal conductivity of
the FET channel material and of all materials underneath
should be high and the thermal boundary resistances of all
interfaces between the channel and the back side of the chip
should be low.
4.1.4 Entry #4: contact resistance. In a FET, the gate–
source voltage controls the channel conductivity and thus the
drain current ID. A closer inspection shows that not the gate–
source voltage applied between the gate and source terminals,
but rather the intrinsic gate–source voltage VGS-int, i.e., the
potential diﬀerence between the gate and the source-sided
end of the channel, is controlling the current. Carriers
coming from the source terminal first cross the metal–semi-
conductor interface which hinders the carrier flow and acts as
a resistance called source contact resistance Rco-S. Next, the
carriers flow through an ungated semiconductor region
until they reach the channel underneath the gate.
This ungated region represents the source series resistance
Rser-S. The overall parasitic resistance at the source side, RS,
is the sum Rco-S + Rser-S. The same situation occurs at the
drain side of the FET leading to the parasitic drain
resistance RD.
Due to the voltage drop across RS, part of the applied VGS is
lost for the control of the current as can be seen from
VGS ¼ VGS-int þ IDðRco-S þ Rser-SÞ ¼ VGS-int þ IDRS ð6Þ
Fig. 8 Velocity-ﬁeld characteristics for electrons and holes in Si and
GaAs. Note the peak of the electron velocity in GaAs and the soft satur-
ation of the other v–E characteristics.
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Similarly, the applied drain–source voltage VDS is diﬀerent
from the intrinsic drain–source voltage VDS-int according to
VDS ¼ VDS-int þ IDðRS þ RDÞ ð7Þ
The parasitic source and drain resistances RS and RD, and
thus the contact resistance Rco, deteriorate transistor perform-
ance. Therefore, the Rco should be as low as possible.
The contact resistance is proportional to the inverse of the
contact width, i.e., Rco ∝ 1/W. To compare the contact resist-
ances obtained from structures with diﬀerent contact widths,
Rco is commonly normalized with respect to the contact width
and is given in units of Ω mm.
4.1.5 Entry #5: scale length and channel thickness. The
scale length λ is not a material property in the strict sense. It
provides, however, valuable information on the electrostatic
integrity, the ability to suppress undesirable short-channel
eﬀects, and the scaling limits of a certain FET design. In ref.
80, the scale length expression
λ ¼
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
tchtbarεch=εbar
p
ð8Þ
has been derived, where εch and εbar are the dielectric con-
stants of the channel and the barrier separating gate and
channel (e.g., the gate oxide in MOSFETs), tch is the thickness
of the channel region, and tbar is the barrier thickness. If a
transistor with a gate length L fulfills the condition
L  a λ ð9Þ
where a is a constant, short-channel eﬀects, most notably the
undesirable degradation of the subthreshold behavior and the
increase of the oﬀ-current, are suﬃciently suppressed. There-
fore, a short scale length and thus a combination of a thin
channel region and a thin barrier are always desirable.
Three issues related to the scale length should be borne in
mind. First, eqn (8) has been derived for fully depleted SOI
(silicon on insulator) MOSFETs with relatively thick Si chan-
nels. Thus, strictly speaking, eqn (8) does not apply to FETs
with extremely thin channels, e.g. channels of 2D materials.
Second, the eﬀect of the insulating layer underneath the
channel has not been taken into account. Third, the scale
length concept is valid only for semiconducting channels and
does not apply to gapless channels. The main message of eqn
(8) and (9) is that a thin channel region is beneficial for sup-
pressing short-channel eﬀects and FET scaling. If not only the
trend is of interest, but actual numbers for the scale length of
MOSFETs with 2D channels are needed, more elaborate scale
length expression developed for atomically thin channels
should be used.81,82
4.1.6 Addendum to entry #2. We have seen that FET
channel materials having high mobility and light eﬀective
mass are desirable, and indeed, chipmakers put significant
eﬀort in increasing the channel mobility in CMOS logic FETs. It
should be noted, however, that a light eﬀective mass may also
cause two problems. First, a material with a light eﬀective mass
meﬀ has a low DOS (density of states), and a low DOS means
that, to achieve a certain variation of the channel charge ΔQch
(and thus of the drain current), a larger variation of the gate–
source voltage ΔVGS is needed.83 The consequence of this eﬀect
called the DOS bottleneck is that FETs with light-meﬀ channels
may suﬀer from a depressed control eﬀect of the gate and thus
a degraded transconductance gm that obeys the relation
gm / veff ΔQchΔVGS ð10Þ
where veﬀ is the eﬀective carrier velocity in the channel, which
is related to µ, vpeak, and vsat. While a light meﬀ is beneficial for
a high veﬀ, the opposite is the case for ΔQch/ΔVGS. Thus, a
light meﬀ is preferable only as long as its positive eﬀect on veﬀ
overcompensates its deteriorating influence on ΔQch/ΔVGS.
Second, beyond the horizon of the 2013 ITRS edition, when
gate lengths of 5 nm and below will be needed and source-to-
drain tunneling will become an issue, FETs with high-mobility
light-meﬀ channels may fail and channel materials with wider
bandgap, heavier carrier eﬀective mass (and, consequently,
lower mobility) may be preferred to suppress source-to-drain
tunneling.18,19
Table 1 summarizes our discussion on the wish list for the
properties of FET channel materials.
Good carrier transport properties, most notably a high mobi-
lity, are important for a high on-current and a high fT, while
bandgap and scale length are most relevant for the oﬀ-current
and, to a certain extent, for drain current saturation and fmax.
4.2 Bandgap of 2D materials
The bandgap information for 2D materials available in the lit-
erature comprises a limited amount of measured data and a
Table 1 Wish list for the properties of an ideal FET channel material.
hp: high-performance; L: gate length. Note that for logic (L > 5 nm) a
carrier eﬀective mass < 0.1 is desirable in general while for holes meﬀ ≤
0.2 is probably more realistic since for many semiconductors the
eﬀective mass for holes is noticeably heavier than for holes. The
eﬀective mass is given in units of the electron rest mass m0
Entry
# Property Desirable
1 Bandgap Logic: ≥0.4 eV
hp RF: sizeable, probably lower limit
below 0.4 eV and optimum above 0.17 eV
2 Carrier transport
Carrier eﬀective
mass
Logic: light (L > 5 nm), meﬀ < 0.1
heavy (L ≤ 5 nm), meﬀ ≥ 0.5
hp RF: very light, meﬀ < 0.05
Mobility hp Logic: high, > 500 cm2 V−1 s−1
hp RF: very high, > 10 000 cm2 V−1 s−1
Peak/saturation
velocity
Logic: high, >107 cm s−1
hp RF: very high, ≥3 × 107 cm s−1
3 Heat transport
Thermal
conductivity
High
Thermal boundary
resistance
Low
4 Contact resistance Low, ≤0.03 Ωmm
5 Scale length,
channel thickness
Small
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wide body of results obtained from first-principle (ab initio)
calculations. Calculations provide not only the bandgap itself,
but the entire band structure, from which the carrier eﬀective
masses can be extracted. Thus, first-principle calculations are
a very useful means of assessing the suitability of a semi-
conductor for FET channels. It should be mentioned, however,
that diﬀerent methods of first-principle calculations can lead
to quite diﬀerent bandgaps for one and the same material.
The popular DFT (density functional theory) systematically
underestimates the bandgap, while computationally more
demanding approaches, such as GW, predict wider gaps
which, however, in some cases exceed the measured gaps.45,84
Two examples for the considerable diﬀerences between the
bandgaps obtained from DFT calculations and those calcu-
lated using more rigorous methods are given below. For ger-
manane, the bandgap predicted by DFT ranges from 0.95 eV85
to 1.53 eV53 compared to values in the range of 1.84 eV45 to
3.6 eV86 obtained by other methods and a measured gap of
1.59 eV.53 As a second example we consider GNRs. For N =
7 armchair GNRs (N is the number of carbon atoms along the
GNR width and N = 7 corresponds to a width of about
0.74 nm), a gap of 3.8 eV has been calculated by the GW
method87 compared to 1.5–1.6 eV obtained by DFT87,88 and
measured gaps of 2.3–2.8 eV.89,90 Thus, calculated bandgaps
should be treated as estimates rather than accurate predic-
tions, and those obtained by DFT calculations as a lower limit.
On the other hand, the shape of the individual bands calcu-
lated by DFT and the extracted carrier eﬀective masses can be
considered as reasonable guides.45
Large-area graphene is gapless and the same holds for sili-
cene and germanene.45 There are, however, options to open a
gap in these materials. For graphene, the first approach is to
form narrow GNRs by either chemical synthesis91,92 or litho-
graphic patterning.93,94 Chemically synthesized GNRs with
atomically precise edges have been reported while patterned
GNRs typically show non-ideal edges that degrade carrier
transport. Fig. 9 compiles theoretical bandgap data (calculated
by the GW method) together with experimental bandgap data
for GNRs and shows the general trend of an increasing gap for
decreasing width. As can be seen, narrow ribbons having a
width of 10 nm or less are needed to achieve the 0.4 eV gap
required for digital logic.
The second option to open a gap in graphene is by applying
a perpendicular electric field to BLG, i.e., two graphene layers,
one located directly on top of the other.96,97 As shown in
Fig. 7, the conduction and valence bands of biased BLG are
not parabolic as for most other semiconductors, but Mexican-
hat-shaped.96 For FET-relevant BLG structures, realistically
gaps up to 130 meV can be expected.97 This might be helpful
for RF FETs but is not suﬃcient for digital logic FETs.
Recent calculations have predicted a gap opening in sili-
cene and germanene nanoribbons98 as well as in single-layer
silicene and germanene when a vertical electric field is
applied.99 For a given field, however, the gap in silicene and
germanene is smaller than that in biased BLG. Thus, regard-
ing the bandgap, large-area silicene and germanene are not
suited for logic FETs and their potential for RF FETs is
unclear.
The bandgaps of the 2D materials (except Dirac materials,
nanoribbons, BLG, and biased silicene and germanene) are
summarized in Fig. 10. To guarantee consistency, all gaps
shown are calculated by DFT. True semiconductors (EG = 0.5–2
eV) are phosphorene, germanane, fluorosilicene, the Mo- and
Fig. 9 Bandgap of GNRs vs. ribbon width. Shown are theoretical data
obtained by the GW method for ac (armchair) GNRs of the 3p, 3p + 1,
and 3p + 2 families (full triangles and lines, p is an integer) and for zz
(zigzag) GNRs from ref. 87, together with measured results for chemi-
cally synthesized89,90,95 and lithographically patterned93,94 GNRs.
Fig. 10 Bandgap of semiconducting and insulating 2D materials calcu-
lated by DFT (data taken from ref. 45 unless otherwise stated). The
letters indicate the material class. (a) Semiconducting X-enes (phos-
phorene,100 note that graphene, silicene, and germanene are gapless).
(b) X-anes (from top to bottom graphane, silicane, germanane). (c)
Fluoro-X-enes (ﬂuorographene, ﬂuorosilicene, note that ﬂuorogerma-
nene is gapless). (d) Mo-based TMDs (MoS2, MoSe2, MoTe2). (e) W-based
TMDs (WS2, WSe2, WTe2). (f ) Further disulﬁdes (HfS2, ZrS2, TiS2). (g)
SMCs (GaS, InS, GaSe, InSe). (h) MX-enes62,101 (top: Sc2CO2, middle:
Hf2CO2, Sc2CF2, Ti2CO2 (all 1 eV), bottom: Zr2CO2). (i) BN, SiC. Also
shown are the gaps of conventional 3D semiconductors labeled as
material class k (GaN, GaAs, Si, In0.53Ga0.47As, Ge, InAs).
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W-based TMDs, as well as HfS2, ZrS2, and TiS2, GaSe, InSe,
and several MX-enes. Graphane, silicane, fluorographene, GaS,
InS, and SiC can be considered as wide bandgap semiconduc-
tors while BN is an insulator. For comparison, bandgap data
for conventional 3D semiconductors widely used for FET chan-
nels are also shown in Fig. 10.
Due to its wide gap, BN is not really a candidate channel
material. It has, however, successfully been used as a gate
dielectric for graphene MOSFETs102 and moreover shown to
have a beneficial eﬀect on the mobility in graphene channels
underneath or above it.102,103
The bandgap of TMDs and phosphorene depends on the
layer number. It is widest for single layers and gradually
decreases with increasing layer number toward the bulk value.
This is important since the channels of experimental TMD
and phosphorene MOSFETs frequently consist of few-layer
material instead of single layers. The thickness dependence of
the gap is particularly pronounced for phosphorene where the
gap decreases from 1 eV for single layers (see Fig. 10) down to
0.67 and 0.52 eV for bilayer and trilayer materials.100
In summary we state that in terms of bandgap many 2D
materials fulfill the requirements of our wish list and therefore
are suitable for FET channels.
4.3 Carrier transport and eﬀective mass
It is well established that the carrier mobility of semiconduc-
tors tends to decrease with increasing bandgap. From Fig. 11
showing this trend for the electron mobility µn, we see that for
the III–V compounds (black full circles), the electron mobility
reduces from 77 000 cm2 V−1 s−1 for the narrow-bandgap InSb
to 3000 cm2 V−1 s−1 for the wider-bandgap Ga0.51In0.49P (EG =
1.85 eV). Si (EG = 1.12 eV) and Ge (EG = 0.66 eV) follow this ten-
dency although for these materials the electron mobility is lower
than that of the III–V compounds with a comparable gap. Also
graphene cannot escape from this mobility-bandgap trend. Sus-
pended gapless graphene shows very high electron mobilities of
up to 200 000 cm2 V−1 s−1. The electron mobility in gapless gra-
phene on insulating substrates is lower, but still impressively
high as shown in Table 2. The gap opening in GNRs and biased
BLG results, however, in a dramatic mobility reduction.
The electron mobility data reported by early 2015 for 2D
materials beyond graphene are also included in Fig. 11. For
MoS2, phonon limited mobilities, i.e., the upper mobility limit
for defect-free undoped material, ranging from 130 cm2 V−1
s−1 (ref. 104) to 410 cm2 V−1 s−1 (ref. 107), have been calculated
and mobilities between 1 and 300 cm2 V−1 s−1 have been
extracted from experimental MoS2 MOSFET structures, see,
e.g., ref. 6, 109–112. Note that (i) the mobility reported for
back-gated MoS2 MOSFETs (a few to a few tens of cm
2 V−1 s−1)
is lower than the mobility observed in top-gated MoS2 FETs
(several tens to a few hundreds of cm2 V−1 s−1), and (ii) for top-
gated MoS2 FETs occasionally electron mobilities of up to
1000 cm2 V−1 s−1 (ref. 121) have been reported. These data are
not included in Fig. 11 since it most likely results from an ir-
regular extraction approach.122,123
For single-layer WSe2, a hole mobility of 250 cm
2 V−1 s−1
has been reported126 that compares favorably with the best
electron mobilities around 200 cm2 V−1 s−1 observed in multi-
layer WSe2
114 and in ref. 127 it has been shown that the hole
mobility in WSe2 can indeed be higher than the electron mobi-
lity. In few-layer phosphorene, a remarkable hole mobility of
1000 cm2 V−1 s−1 has been measured.128
Velocity-field characteristics for gapless graphene have been
simulated and measured, and for BLG, GNRs, silicene, and
MoS2 high-field transport data have been simulated. The
reported v–E characteristics of 2D materials show a soft satur-
ation with a slight decline of the velocity at high fields. Table 3
summarizes the available saturation and peak velocity data for
2D materials. These high-field transport data can be compared
with the v–E characteristics for Si and GaAs in Fig. 8.
It should be mentioned that for future generations of Si-
based logic ICs, ultra-thin-body SOI MOSFETs and possibly Si
nanowire MOSFETs with ultra-small body cross-section will be
Fig. 11 Room-temperature electron mobility vs. bandgap for diﬀerent
materials. The data for the conventional 3D bulk semiconductors taken
from the compilation in ref. 44 relate to undoped material. III–V
materials (black solid circles), from left to right InSb, InAs, In0.53Ga0.47As,
InP, GaAs, In0.52Al0.48As, Al0.3Ga0.7As, Ga0.51In0.49P. Experimental data for
graphene and simulated mobilities for GNRs and BLG taken from the
compilation in ref. 3. Calculated mobilities for silicene and germanene
taken from ref. 104–106. Simulated MoS2 mobilities taken from ref. 104,
107 and 108, experimental MoS2 data taken exemplarily from ref. 6 and
109–112, and those for WS2, MoSe2 and WSe2 from ref. 113, 114, 124 and
125.
Table 2 Measured electron mobility in gapless graphene produced by
diﬀerent methods. Note that the predicted upper limit for the mobility in
gapless graphene on SiO2/Si is 40 000 cm
2 V−1 s−1 (ref. 120)
Graphene
type
Supporting layer/
substrate
Mobility
(cm2 V−1 s−1) Ref.
Exfoliated SiO2/Si 24 000 115
Exfoliated WS2/SiO2/Si 38 000 116
CVD SiO2/Si 16 000 117
Epitaxial Si-face SiC 2000 118
Epitaxial C-face SiC 8700 119
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needed and that in these structures, the mobility is degraded
and much smaller compared to bulk Si. For example, in sub-
5 nm diameter Si nanowire MOS structures, the electron mobi-
lity at low perpendicular eﬀective fields can be below 100 cm2
V−1 s−1 and drop further at higher eﬀective fields down to a
few tens of cm2 V−1 s−1.133,134 Thus, several 2D semiconductors
can be considered as a viable alternative.
If carrier transport data for a new material are not available,
an examination of the material’s band structure and carrier
eﬀective mass can be helpful. Although the eﬀective mass is
not the only quantity influencing the mobility, a light eﬀective
mass is always an indication for a high mobility. In Fig. 12 the
electron eﬀective mass of 2D materials and of conventional
semiconductors is plotted as a function of the bandgap.
For conventional semiconductors (Si, Ge, III–V compounds)
the hole mobility µp is always lower than the electron mobility.
This is particularly true for the III–V compounds with very
high electron mobility. The ratio µp/µn is around 0.5 for Ge, 0.3
for Si, 0.05 for GaAs, and approaches 0.01 for the narrow
bandgap compounds InAs and InSb. For the Mo- and W-based
TMDs45 and for germanane,53 as well as for phosphorene for
transport in the armchair direction,100,136,137 meﬀ-n/meﬀ-p ratios
(meﬀ-n and meﬀ-p are the electron and hole eﬀective masses) of
0.8–1 have been calculated and band structure calculations for
BLG and GNRs also reveal a high degree of symmetry of the
top of the valence band and the bottom of the conduction
band. This suggests µp/µn ratios close to unity for these
materials. For CMOS logic, µn ≈ µp is highly desirable since
under these conditions a symmetric design of n- and
p-channel MOSFETs is possible.
When comparing the electron mobilities of the 2D
materials in Fig. 11 with those of the conventional 3D semi-
conductors it seems that the semiconducting 2D materials
show rather moderate mobilities and, with the exception of
germanene, do not compete well. This leads us to the con-
clusion that the 2D materials cannot compete with the high-
mobility III–V compounds and will not be suitable for ultra-
fast high-performance transistors. On the other hand, their
mobilities are appropriate for many other applications where
high speed is not of primary importance. The calculated elec-
tron mobility of more than 18 000 cm2 V−1 s−1 for germa-
nane,106 on the other hand, is very promising. However, this
result needs to be confirmed by experiments and to be repro-
duced by calculations of other groups.
4.4 Heat transport
Table 4 summarizes the currently available data for the
thermal conductivity of 2D materials in comparison with that
of 3D bulk materials. The thermal conductivity of suspended
graphene exceeds that of metals (e.g., κCu = 400 W m
−1 K−1)
and the maximum reported record value from ref. 138 is even
above that of bulk graphite. The thermal conductivity of gra-
phene on SiO2 is still high but lower compared to suspended
graphene due to interface interactions. GNRs as well as the
Mo- and W-based TMDs show lower thermal conductivities.
Table 5 shows the thermal boundary resistance RTB of gra-
phene/SiO2, graphene/SiC, and graphene/BN junctions and for
comparison that of silicon on SiO2 as used in modern SOI
structures. Unfortunately, information on the thermal bound-
ary resistance for the 2D materials beyond graphene is not yet
Fig. 12 Electron eﬀective mass of 2D and conventional 3D semi-
conductors vs. bandgap. III–V compounds (black solid circles), from left
to right InSb, InAs, In0.53Ga0.47As, InP, GaAs, Al0.3Ga0.7As. Data for TMDs
and graphane from ref. 45, for germanane from ref. 53, for GNRs from
ref. 135, and for phosphorene from ref. 136 and 137. The numbers at the
GNR data points indicate the ribbon width according to the width–gap
relationship from ref. 87.
Table 3 Peak and saturation velocities for 2D materials and the corresponding ﬁelds (in kV cm−1) and carrier sheet densities
Material vpeak (10
7 cm s−1) vsat (10
7 cm s−1) Comment Ref.
Graphene — 1–3 @ 20 Exp. + fit, diﬀerent nS 129
Graphene 5.8 @ 15 5.2 @ 50 Sim., nS = 10
11 cm−2 130
BLG 3.4 @ 5 2.9 @ 20 Sim., nS = 5 × 10
11 cm−2 131
BLG — 3.0 @ 25 Sim., nS = 10
12 cm−2, EG = 0.1 eV 130
GNR 3.7 @ 10 <3 @ >30 Sim., nS = 10
12 cm−2, w = 10.1 nm 132
>3.1 @ >100 — Sim., nS = 10
12 cm−2, w = 2.62 nm
GNR — 3.3 @ 25 Sim., nS = 10
12 cm−2, EG = 0.4 eV 130
Silicene 0.5 @ 30 0.46 @ 50 Sim. 104
0.39 @ 100
MoS2 — 0.34 @ 100 Sim. 104
MoS2 — 1.5 @ 100 Sim. 108
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available. The measured RTB of single-layer graphene on
SiO2
145,146 is more than a factor of 10 larger than that calcu-
lated for Si on SiO2.
147,148 This factor of 10, however, is less
critical than it seems on first sight. Usually the thermal resist-
ance encountered by the heat flow from the chip surface
(where the devices are located and the heat is generated) to the
heat sink at the back side of the chip is much larger than the
thermal boundary resistance the heat has to surmount when
flowing from the 2D channel to the underlying substrate. To
illustrate this issue, let us consider a graphene device layer
located on a Si wafer (thickness tSi = 360 µm) covered with SiO2
(thickness tSiO2 = 90 nm) and assume the simplified case of a
homogeneous heat flow from the graphene layer downward to
the bottom of the substrate. The heat generated in the gra-
phene layer first crosses the graphene/SiO2 interface having a
thermal boundary resistance RTB1, flows through the SiO2 layer
with a thermal resistance Rth-ox, then crosses the SiO2/Si inter-
face (RTB2), and finally flows through the Si substrate (Rth-Si).
The overall thermal resistance is the sum of the individual
contributions152 and reads as
Rth ¼ RTB1 þ Rth-ox þ RTB2 þ Rth-Sið Þ  1A
¼ RTB1 þ tSiO2
κSiO2
þ RTB2 þ tSi
κSi
Rth-Si
 
 1
A
ð11Þ
where A is the area of the device layer. Using the data from
Tables 4 and 5, one obtains RTB1 = 10
−8 m2 K W−1, Rth-ox = 6 ×
10−8 m2 K W−1, RTB2 = 10
−9 m2 K W−1, and Rth-Si = 2.8 × 10
−6
m2 K W−1, which clearly shows the dominating role of the sub-
strate for heat removal.
Note that the heat transport parameters from Tables 4 and
5 relate to room temperature. When the temperature rises
beyond room temperature, the thermal conductance decreases
(undesirable) and the thermal boundary resistance decreases
(desirable) as well.149,153
Reliable targets for the thermal conductivity and the
thermal boundary resistance of FET channel materials have
not yet been established. It is certainly fair, however, to state
that both κ and RTB of the 2D materials should not fall far
behind those of Si and the III–V compounds.
4.5 Contact resistance
The first contact experiments for 2D materials have been
focused on graphene and revealed that achieving low-resist-
ance contacts is challenging. In late 2010, the best metal–gra-
phene contact resistances have been in the range 0.5–10 Ω
mm,154 i.e., orders of magnitude higher than for contacts to Si
and III–V compounds. Therefore, a lot of eﬀort has been
invested in reducing the metal–graphene contact resistance
that finally led to significant improvements. Today, metal–gra-
phene contact resistances as low as 0.01–0.2 Ω mm have been
achieved. This already comes close to the resistance of state-of-
the-art metal contacts on Si and III–V semiconductors.
Meanwhile, data for metal–TMD and metal–phosphorene
contacts have been reported as well. Here, however, the contact
resistance is still too high and typically exceeds 0.5 Ω mm.
Table 6 summarizes the state-of-the-art metal contacts on 2D
materials and on conventional semiconductors.
From the ITRS one can get an impression about the contact
requirements related to logic MOSFETs. During the entire
horizon of the 2013 ITRS edition, the maximum allowed para-
sitic resistance (which includes both the contact resistance
itself and the semiconductor series resistance, see eqn (4)) is
around 0.065 Ω mm. Thus, the contact resistance must be sig-
nificantly below 0.065 Ω mm. As Table 6 indicates, so far only
Table 5 Thermal boundary resistance of graphene and Si on diﬀerent
substrates in units of 10−8 m2 K W−1. xL: x layers; e: experiment; s:
simulated
Channel
Underlying
material RTB Remarks Ref.
Graphene SiO2 0.5
† ≤ 2.0# ≤ 4§ e, 5L†, average#, SL§ 145
Graphene SiO2 0.56
†, 1.2# e, 2L†, SL# 146
Graphene SiC 3.6 s, 3L 149
Graphene BN 0.535 s, 8L 149
Si SiO2 0.05–0.15 s 147, 148
and 150
Si SiO2 0.23 e 151
Table 6 Contact resistance of diﬀerent FET structures. SL: single layer;
BL: bilayer; FL: few-layer
Transistor
type
Rco
(Ωmm) Metal Comment Ref.
Graphene
MOSFET
0.011–0.08 Ni, Ti BL 155 and
156
0.1–0.2 Ti, Ni, Pd/Au,
Cr/Au
SL 155–158
MoS2 MOSFET 0.2–1.6 Ni/Au, Ti/Au,
Au
FL 159–162
2 Au SL 163
WSe2 MOSFET 1.4 Graphene BL 164
2 Graphene FL 165
Phosphorene
MOSFET
1.75 Ni/Au, PdAu FL 166
Si MOSFET <0.01 167
InP HEMT 0.03 168
GaAs mHEMT 0.02 169
Table 4 Room temperature thermal conductivity κ of 3D bulk and
single-layer 2D materials (unit W m−1 K−1). e: Experiment; s: simulated
3D bulk materials 2D materials
κ Ref. Substrate κ Ref.
Si 130 44 Graphene SiO2 e, 600 141
SiC 290 44 GNR SiO2 e, 80 142
SiO2 1.5 44 MoS2 No substrate e, 34 143
Graphite 2000 139 MoS2 No substrate s, 103 144
MoS2 2.4 140 MoSe2 No substrate s, 54 144
WS2 1.9 140 WS2 No substrate s, 142 144
WSe2 1.2 140 WSe2 No substrate s, 53 144
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graphene has fulfilled this requirement. Given the successful
reduction of Rco for metal–graphene contacts by more than an
order of magnitude within a few years, we expect sizeable
improvements for TMD and phosphorene contacts in the near
future as well.
4.6 Scale length
Table 7 shows the scale length λ of GNR, MoS2, and Si
MOSFETs as well as of InP HEMTs and GaAs mHEMTs
obtained using eqn (8). The results indicate that, in terms of
scale length and thus regarding the suppression of short-
channel eﬀects and scaling limits, the FETs with 2D channels
behave much better than those with conventional channel
materials.
5. State-of-the-art 2D FETs
In the following, the status of research on 2D transistors is
reviewed by presenting experimental transistor data collected
from the literature. In addition, transistor performance trends
are discussed on the basis of theoretical considerations.
5.1 X-ene FETs
5.1.1 Graphene FETs. Recently, several comprehensive
review papers on the state-of-the-art graphene FETs have been
published.3,102,170,171 Therefore, we only summarize the main
messages of these papers and refer the reader to ref. 3, 102,
170 and 171 for more details.
5.1.2 Graphene MOSFETs for digital logic. MOSFETs with
gapless large-area graphene channels do not switch oﬀ and
show on–oﬀ ratios of only 2–10. Thus, large-area graphene is
not a suitable channel material for logic MOSFETs. Back-gate
GNR MOSFETs with on–oﬀ ratios of 104 to >106 have been suc-
cessfully fabricated.91,172,173 Due to the thick back-gate dielec-
trics, however, these transistors need unacceptably large gate
voltage swings of 3–20 V for switching. As we have shown in
Fig. 2, the supply voltage for logic circuits (and thus the
maximum available gate voltage swing) is currently below 1 V
and is required to decrease further in the future. Therefore,
top-gate GNR MOSFETs with very thin gate dielectrics are
needed to achieve good switching behavior with a sub-1 V gate
voltage swing. Moreover, as has been shown in Fig. 11, the gap
opening in GNRs is accompanied by a dramatic mobility
reduction. For these reasons, in the short to medium term the
application of GNR MOSFETs in digital logic is rather unlikely.
Things may change at 5 nm and below gate length levels when
direct source–drain tunneling becomes an issue.
To circumvent the problems of gapless large-area graphene,
vertical non-FET transistor concepts that do not require a gap
for switch-oﬀ have been elaborated. These concepts rely either
on graphene–Si Schottky barriers as described in ref. 174,
where on–oﬀ ratios of up to 105 have been demonstrated, on
tunneling through an insulator between two graphene
layers,175 or on using graphene as the base of a hot electron
transistor.176 These devices represent interesting options to
exploit gapless graphene in logic transistors and can in
general be realized also using 2D materials beyond graphene.
It is diﬃcult, however, to assess their true potential for future
logic at the moment.
5.1.3 Graphene MOSFETs for RF. So far, only experimental
graphene RF FETs with gapless channels have been reported.
Soon after the demonstration of the first graphene MOSFET
with a gapless channel,177 the RF capabilities of such transis-
tors have been investigated,178 and meanwhile many groups
have realized RF MOSFETs with gapless graphene channels.
Table 8 summarizes the best reported cutoﬀ frequencies fT and
maximum frequencies fmax of such graphene MOSFETs,
together with the fT − fmax performance of competing RF FET
types. More details can be found in the fT vs. L and fmax vs. L
plots of ref. 3.
In terms of fT, graphene MOSFETs perform competitively.
They outperform Si MOSFETs with comparable size and
compete well with InP HEMTs and GaAs mHEMTs (which are
the fastest RF FETs of all) down to gate lengths of about
60 nm.3 Regarding the more important FOM fmax, however, the
picture looks less promising for graphene MOSFETs. While
the record fmax of InP HEMTs and GaAs mHEMTs exceeds 1
THz and Si MOSFETs with an fmax of 420 GHz have been
reported, the best graphene RF FETs show an fmax of about 100
GHz only.182 It has been discussed in detail that the main
reason for this poor fmax performance is the missing gap in
large-area graphene.3 Thus, no matter how carefully the design
of large-area graphene FETs is optimized, these transistors will
Table 8 The best fT and fmax data for graphene RF MOSFETs with
gapless channels and for competing RF FETs. L is the gate length
FET type L (nm) fT (GHz) fmax (GHz) Ref.
Graphene MOSFET
(gapless channel)
67 427 — 179
40 350 22 180
144 300 — 181
100 93 105 182
InP HEMT 30 644 681 183
30 600 1200 36
GaAs mHEMT 40 688 800 75
35 515 >1000 76
Si MOSFET 29 485 — 184
29 360 420 185
28 395 410 186
Table 7 Scale lengths of 2D MOSFETs and competing conventional
FET types, all with one single top-gate
Transistor class εr-ch εr-bar
tch
(nm)
tbar
(nm)
λ
(nm)
Si SOI MOSFET 11.9 3.9 5 0.6 3
InP HEMT & GaAs mHEMT 14.1 12.7 15 15 16
GNR MOSFET 1.8 3.9 0.35 0.6 <1
MoS2 MOSFET 2.8 3.9 0.72 0.6 <1
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never compete well with III–V HEMTs and Si MOSFETs in
terms of power gain and fmax.
When comparing experimental fT and fmax data of graphene
MOSFETs with that of other RF FETs, one should take a closer
look at the applied de-embedding procedure. De-embedding is
a common practice in RF electronics to eliminate the eﬀect of
the parasitics of the measurement environment from the
measured RF data. Usually all parasitics down to the large
pads (needed for the RF probes) are de-embedded while the
metal lines from the pads to the transistor are not de-
embedded. In the RF characterization of graphene MOSFETs,
however, frequently these metal lines are de-embedded as well.
This full de-embedding procedure provides the RF parameters
of the intrinsic device which are diﬃcult to compare with
those obtained by the common pad de-embedding approach
and leads to a very optimistic picture of the transistor’s RF per-
formance. This issue has nicely been discussed in ref. 187 and
its relevance becomes evident from Table 9 comparing the
fT and fmax data of a 260 nm gate graphene MOSFET obtained
by diﬀerent de-embedding procedures.
So far, only a little amount of data is available on the RF
noise for graphene MOSFETs. In ref. 188 and 189 the noise
performance of graphene MOSFETs with gapless large-area
channels has been measured up to 8 GHz. To enable a
comparison of competing FET technologies with diﬀerent
channel materials and gate lengths in terms of noise, we
define the noise-related FOM MN as
MN ¼ TN-min=L ð12Þ
where L is the gate length in µm and TN-min is the minimum
noise temperature at a given frequency defined as
TN-min ¼ T0ð10NFmin½dB=10  1 ð13Þ
where T0 is the ambient temperature during measurement. It
should be noted sometimes that other expressions such as MN
= TN-min/( f × L) or NFmin/( f × L) are used as noise-related
FOM.188,190 These figures, however, may be misleading since
they result in noticeably diﬀerent numbers of MN for one and
the same transistor at diﬀerent frequencies. Table 10 shows
MN after eqn (12) for graphene MOSFETs and competing state-
of-the-art RF FETs based on noise figures consistently
measured at a frequency of 8 GHz. The choice of this fre-
quency is a compromise since it marks the upper bound up to
which experimental noise data for graphene MOSFETs are
available at present and the lower bound of published experi-
mental noise data for III–V HEMTs which are usually charac-
terized at much higher frequencies.
As Table 10 shows, the noise performance of graphene tran-
sistors significantly lags behind that of InP and GaAs HEMTs,
but their MN is close to that of RF Si MOSFETs.
While so far experimental RF data for GNR MOSFETs have
not been reported, their fT performance has been studied
using simulations. An overview of recent simulation activities
for graphene RF MOSFETs with both gapless large-area and
GNR channels can be found in ref. 199. Taking carrier scatter-
ing into account, a cutoﬀ frequency of 5 THz has been simu-
lated for a 10 nm gate transistor with a 10 nm wide GNR
channel.200 Without experimental results for RF GNR
MOSFETs it is hard to judge this result, particularly since, in
simulations, usually idealized device structures and conditions
are assumed. Although fmax simulations for GNR MOSFETs are
still missing, we expect that due to the gap opening in narrow
GNRs a notable improvement of fmax compared to gapless gra-
phene MOSFETs should be possible. On the other hand,
achieving an fmax performance of GNR MOSFETs better than
that of InP HEMTs and GaAs mHEMTs is rather unlikely
owing to the much lower mobility of GNR channels.
An interesting direction in 2D transistor research that con-
cerns transistors with gapless graphene and TMD channels
and that recently has attracted considerable interest is the
development of MOSFETs on flexible substrates. Graphene
and the 2D materials beyond graphene are bendable and can
easily be transferred to flexible substrates without seriously
aﬀecting the carrier mobility. For example, electron and hole
mobilities of 8000 cm2 V−1 s−1 and 6000 cm2 V−1 s−1, respecti-
vely, have been reported for CVD-grown graphene transferred
to polyimide.201 This is orders of magnitude more than the
mobility of organic semiconductors which are commonly used
for flexible electronics. Although flexible graphene transistors
suﬀer from the missing switch-oﬀ as do their counterparts on
rigid substrates, they show promise for flexible RF electronics.
Fig. 13 summarizes the state-of-the-art RF performance of flex-
ible 2D transistors. Particularly remarkable are the results for a
260 nm gate flexible graphene MOSFET showing an fT of 198
GHz and an fmax of 28 GHz.
187 For comparison, the fastest
Table 10 Noise performance of graphene MOSFETs and competing RF
FET types at a frequency of 8 GHz
FET type
L
(nm)
NFmin
(dB)
Tmin
(K)
MN
(K µm−1) Ref
Graphene MOSFET
(gapless channel)
1000 4.27a 502 502 188
4.85b 616 616
150 6.8 1136 7573 189
InP HEMT 150 0.14 9.83 65.5 191
250 0.21 14.9 59.5 192
GaAs mHEMT 150 0.16 11.26 75.1 193
150 0.17 12 79.8 194
GaAs pHEMT 130 0.215 15.2 117.1 195
200 0.5 36.6 146.4 196
Si MOSFET 180 0.96 74.2 412 197
80 0.6 44.4 556 198
aDe-embedded. b As measured.
Table 9 fT and fmax of 260 nm gate graphene MOSFETs obtained by
diﬀerent de-embedding procedures187
As measured Pad de-embedding Full de-embedding
fT (GHz) 23.6 38.7 198
fmax (GHz) 6.5 7.6 28.2
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competing organic transistor reported so far is a 2 µm gate
pentacene-channel MOSFET showing an fT of 27.7 MHz.
202
Even when the relatively long gate is taken into consideration,
this transistor behaves much worse compared to flexible
2D FETs.
To make the picture of flexible RF transistors complete, one
should also consider the research on realizing ultrathin Si and
InAs membranes and transferring them to flexible substrates.
Based on this approach, 1.5 µm gate flexible Si MOSFETs
showing an fT of 5.1 GHz and an fmax of 15.1 GHz
203 and
75 nm gate flexible InAs-channel MOSFETs with fT = 105 GHz
and fmax = 22.9 GHz
204 have been reported. It should be noted
that the bendability of the 2D materials is larger than that of
the ultrathin Si and InAs membranes.12
Thus, the 2D materials are very promising for flexible elec-
tronics. Graphene is particularly interesting for flexible RF
electronics while phosphorene and the TMDs are useful for
both flexible digital and RF applications due to their semi-
conducting nature.
5.1.4 Phosphorene and silicene MOSFETs. In 2014, the
first experimental phosphorene MOSFETs were
reported.48,100,208 The channels of these transistors obtained
by exfoliating few-layer phosphorene flakes (several nm thick)
from black phosphorus crystals show p-type conductivity and
hole mobilities ranging from 286 cm2 V−1 s−1 (ref. 100) to
almost 1000 cm2 V−1 s−1.48 As can be expected from the
reasonably wide gap of phosphorene, high on–oﬀ ratios of up
to 105 have been reported.100 Particularly interesting are a
300 nm RF phosphorene MOSFET showing an fT of 12 GHz
and an fmax of 20 GHz, see Fig. 13,
208 and the first flexible
phosphorene MOSFET circuits.209 Phosphorene transistors
have (even for 2D transistor standards) a short history.
Nevertheless, remarkable results have been obtained in such a
short period of time and further progress in phosphorene tran-
sistor processing and performance is expected in the near
future. More work is needed, however in order to assess the
true potential of these transistors.
In 2015, the first silicene MOSFET was demonstrated.70
This back-gate device shows an on–oﬀ ratio of around 10 only
due to the gapless silicene channel.
5.2 X-ane FETs
The current–voltage characteristics of graphane n- and
p-channel MOSFETs have been simulated and, assuming bal-
listic carrier transport, on–oﬀ ratios of 105–106 have been
obtained for a gate voltage swing of 0.8 V.210 Due to the fact
that in graphane (in contrast to other bulk and 2D semi-
conductors) the electron eﬀective mass is heavier than the
hole eﬀective mass, a higher on-current has been predicted for
the p-channel MOSFET. Recently the first experimental gra-
phane-like MOSFET has been reported.211 For this back-gate
transistor with a hydrogenated graphene channel having a
hydrogen coverage of 25% (compared to 100% for true gra-
phane) and a gap of 4 eV, an on–oﬀ ratio of 3 × 106 has been
measured for a gate voltage swing of more than 40 V.
5.3 TMD FETs
The first true 2D TMD transistor has been a 500 nm top-gate
MOSFET with an exfoliated single-layer MoS2 channel reported
in 2011.6 Due to the ≈2 eV bandgap of 2D MoS2, this device
showed good switch-oﬀ and an on–oﬀ ratio of 108 for a gate
voltage swing of 4 V. Subsequently other groups followed and
fabricated MOSFETs with single- and multi-layer MoS2 chan-
nels. In most cases exfoliated MoS2 has been used, e.g.
6,163,207
although also CVD-grown MoS2 has been reported.
212 In
addition to single transistors, recently simple circuits with
MoS2 MOSFETs have been realized.
212,213
Since MoS2 is bendable,
214 it is attractive for flexible elec-
tronics. Indeed, MoS2 MOSFETs on flexible substrates have
been demonstrated.207,215 Due to their relatively low channel
mobility, MoS2 MOSFETs show worse fT performance com-
pared to graphene MOSFETs, see Fig. 13(a). They have,
however, the big advantage of a semiconducting channel with
a suﬃciently wide gap leading to excellent switch-oﬀ as well as
good drain current saturation and thus reasonable power gain
and fmax. The current record RF performance for MoS2
MOSFETs is defined by a 68 nm gate transistor on a rigid SiO2/
Si substrate showing an fT of 42 GHz and an fmax of 50 GHz
and its counterpart on a flexible substrate with fT = 13.5 GHz
Fig. 13 RF performance of 2D MOSFETs on ﬂexible and rigid substrates.
(a) Cutoﬀ frequency fT vs. gate length. (b) Maximum frequency of oscil-
lation fmax vs. gate length. The respective record fT and fmax data are
shown by large symbols. The numbers next to the record data points are
the frequency ( fT or fmax) and the gate length of the transistor. Data
taken from ref. 179, 182, 187, 201, 205 and 206 for MOSFETs with gra-
phene, from ref. 163 and 207 with MoS2, and from ref. 208 with phos-
phorene channels.
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and fmax = 10.5 GHz.
207 Thus, MoS2 MOSFETs are very promis-
ing for flexible digital and RF applications.
While experimental work on TMD transistors has so far
focused on MoS2 MOSFETs, recently the first single- and/or
multi-layer WSe2,
216 WS2,
217 MoSe2,
218 and MoTe2
219
MOSFETs have been demonstrated.
On the theoretical side, a lot of work has been done too,
particularly to investigate the advantages and drawbacks of
TMD MOSFETs for future logic transistor generations and to
compare their performance with that of Si MOSFETs. In ref. 220
and 221 it has been shown that in the ballistic limit TMD
MOSFETs show slightly higher on-currents for a given oﬀ-current,
i.e., better on–oﬀ ratios, than Si MOSFETs. It has also been
shown that among the TMD MOSFETs those with tungsten-based
channels show the highest on-currents due to the lower carrier
eﬀective mass compared to the Mo-based TMDs.220,222
As we have seen in Fig. 2, logic MOSFETs with gate lengths
around 5 nm will be needed in 2028. This target was the motiv-
ation for numerous theoretical studies on the behavior of
5 nm gate MOSFETs.18,19,223 It has been shown that in such
short channels direct source–drain tunneling becomes a
serious issue, and that particularly high-mobility (and thus
low-eﬀective-mass) channels will suﬀer from unacceptably
large tunneling currents. This suggests that channel materials
with heavier carrier eﬀective mass such as the TMDs would be
a viable option. While the tunneling currents in 5 nm TMD
channels have been analyzed by simulations,224 a study com-
paring the tunneling tendency of 5 nm Si and III–V channels
with that of TMD channels is still missing. In the following we
provide such a comparison for n-channel MOSFETs employing
a simple first-order approximation.
In ref. 19 the source–drain tunneling current in III–V, Ge,
and Si NW (nanowire) MOSFETs has been investigated. First,
the band structure of the NWs has been calculated, and the
bandgap and the carrier eﬀective masses have been extracted
(note that the band structure of small diameter NWs is
diﬀerent from that of the corresponding bulk material). These
data and a simplified rectangular potential profile in the
MOSFET channel have then been used to calculate the source–
drain tunneling current in 5 nm NW n-channel MOSFETs. In
the present study, we take both the electron eﬀective masses
for NWs with 6 nm diameter and the potential profile from
ref. 19 and calculate the transmission coeﬃcient TT through
the barrier according to ref. 225
TT ¼ 1þ E0
2 sinh2 kj jð ÞW
4E E0  Eð Þ
 1
ð14Þ
Here E0 is the barrier height, W is the 5 nm barrier width, E is
the electron energy at source, and k is given byﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
2meff-t E  E0ð Þ=ℏ
p
, where meﬀ-t is the electron tunneling
eﬀective mass and ħ is the reduced Planck constant. The tun-
neling current IT is proportional to the transmission coeﬃ-
cient and can be estimated using
IT  cMTT ð15Þ
where c is a constant and M is the number of propagating
modes (4 for the Si and Ge NWs and 1 for the III–V NWs19). As
can be seen from Fig. 14(a), our simple approach reproduces
the tunneling currents and the order of the materials from ref.
19 properly. This shows that the transmission coeﬃcient
according to eqn (14) is a reasonable measure to assess and
compare the source-to-drain tunneling tendency in diﬀerent
materials.
Fig. 14(b) shows the transmission coeﬃcient through a
5 nm wide barrier as a function of the carrier eﬀective mass of
the channel material. The transmission coeﬃcients have been
calculated using eqn (14) and assuming the potential profile
from ref. 19. Indicated by symbols are the transmission coeﬃ-
Fig. 14 Tunneling behavior of 5 nm wide source–drain barriers. (a)
Tunneling currents of 5 nm n-channel NW MOSFETs vs. electron tunnel-
ing eﬀective mass of the barrier material from ref. 19 (blue curve) and
calculated using eqn (14) and (15) with c = 10.4 µA. (b) Transmission
coeﬃcient through a 5 nm wide barrier vs. the electron eﬀective mass
of the barrier. Symbols indicate the calculated coeﬃcients for 6 nm dia-
meter NWs (black squares, from left to right InSb, InAs, GaAs, Ge, Si),
3.8 nm diameter strained Si NWs (red circles), W-based TMDs (blue
circles, from left to right WS2, WSe2, WTe2), Mo-based TMDs (green
circles, from left to right MoS2, MoSe2, MoTe2), and GNRs (olive stars,
width from left to right 5, 3, 1.48, 1.11, and 0.74 nm).
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cients for selected 2D materials, 6 nm diameter Si, Ge, and III–
V NWs using the eﬀective masses from ref. 19, and diﬀerent
GNRs. As can be seen, the TMDs and the narrowest GNRs
clearly outperform the III–V NWs in terms of tunneling. It
should be noted that in narrow Si NWs the carrier eﬀective
mass can be tuned over a wide range by properly choosing the
wire direction and strain.223 Therefore, in Fig. 14(b) the trans-
mission coeﬃcients for two compressively strained Si NWs
with 3.8 nm diameter are included. NW (i) is <110> oriented
and experiences −3 GPa strain leading to an electron eﬀective
mass of 0.581 × m0 and NW (ii) is <100> oriented, strained by
−2 GPa, and shows an electron eﬀective mass of 0.948 × m0.223
As can be seen, both NWs perform highly competitively in
terms of tunneling. Thus, apart from TMDs and narrow GNRs,
Si NWs are a possible option for the channels of beyond-
roadmap MOSFETs. This leads us to the conclusion that Si
remains a strong contender even at the end of and beyond the
ITRS horizon.
Based on the results of our previous study, Fig. 15 shows a
possible scenario for the choice of MOSFET channel materials.
As discussed above and shown in Fig. 14(b), particularly the Mo-
based TMDs, well-designed strained Si NWs, and narrow GNRs
may become attractive beyond the horizon of the 2013 ITRS
edition due to their reasonably heavy carrier eﬀective mass.
5.4 All-2D transistors
Recently transistors with multiple 2D materials in diﬀerent
device parts have been demonstrated.164,226–228 The general
idea of all-2D MOSFETs is to use a suitable 2D material, e.g.,
MoS2 or WS2, for the channel, boron nitride as a gate dielec-
tric, and gapless graphene for the contacts.
6. Outlook
Research on 2D materials for electronic applications is a new
field as can be seen from the fact that the first graphene,
MoS2, and phosphorene MOSFETs have been reported in 2007,
2011, and 2014, respectively. Given this short history, the
achievements made so far are remarkable and further progress
is expected. On the other hand, it is extremely diﬃcult to
assess the real potential of the 2D materials in electronics.
Table 11 lists, based on our current state of knowledge and
provided that high-quality 2D layers can be realized in an
industrial environment, our expectations on future appli-
cations of several 2D materials for MOSFET channels.
Due to their zero gap, the gapless X-enes are not suitable
for logic and high-performance RF FETs. The bendability and
high mobility make graphene, however, a candidate for flexible
medium-performance RF FETs. The semiconducting 2D
materials with the exception of germanane suﬀer from low
mobilities and therefore show only a little promise for high-
performance logic (as long as source–drain tunneling is not an
issue) and RF transistors, while they may find applications in
flexible medium-performance logic and RF circuits. Due to
their thinness (resulting in short scale lengths) and relatively
heavy carrier eﬀective mass (leading to suppressed source–
Fig. 15 Possible scenario for the selection of the channel materials for logic MOSFETs. sSi means strained Si, µ is the carrier mobility, meﬀ is the
carrier eﬀective mass, and 2Ds means semiconducting 2D materials.
Table 11 Main advantages (pros), drawbacks (cons), and potential applications of selected 2D channel materials
Material class Material Main pros Main cons Potential for Not suited for
X-enes LA graphene High µ Zero gap flex. mp RF Logic, hp RF
GNRs ? Low µ Logic at L < 5 nm hp RF
BLG ? Low µ, narrow gap ? Logic
Silicene ? Zero gap ? Logic, hp RF
Germanene ? Zero gap ? Logic, hp RF
Phosphorene Reasonable µ ? flex. mP RF & logic Logic at L < 5 nm
hp logic L > 5 nm
X-anes Germanane High µa ? hp RF Logic at L < 5nm
TMDs Mo-based Reasonable EG Moderate µ flex. mp RF & logic hp RF
hp logic L ≤ 5nm
W-based Reasonable EG Moderate µ flex. Mp RF & logic hp RF
a The high mobility of germanene is yet to be confirmed. hp: high performance; mp: medium performance; flex: flexible. A question mark
indicates that the advantages, drawbacks, and potential applications are not clear yet.
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drain tunneling) they may become an option for sub-5 nm
logic FETs. It should be recognized, however, that multiple-
gate Si NW transistors will be strong competitors in this field.
In case germanane actually shows such a high mobility as pre-
dicted in ref. 53, it could become a very interesting material
for high-performance logic and RF FETs.
We note that the fascinating variety of 2D materials is both
a blessing and a curse – a blessing for researchers for whom
the 2D materials are a new and wide field for exciting science,
and a curse since the available funding for research spreads
across many materials. Thus, sooner or later funding and
research activities need to be focused on a limited number of
promising 2D materials.
In conclusion we believe that research on 2D materials is
just at the beginning and will stay a very exciting field. We are
convinced that eventually certain 2D materials will find their
applications in electronics, particularly since they can be used
not only in transistors but also for other purposes, such as
transparent electrodes, sensors, touch screen displays, etc.,
which are possibly closer to industrial fabrication than 2D
transistors.
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